Ready-to-use building blocks for integrated circuit design.

Why start coding from scratch when you can work from this library of pre-tested routines, crea...

Buy Now From Amazon

Product Review

Ready-to-use building blocks for integrated circuit design.

Why start coding from scratch when you can work from this library of pre-tested routines, created by an HDL expert? There are plenty of introductory texts to describe the basics of Verilog, but Verilog Designer's Library is the only book that offers real, reusable routines that you can put to work right away.

Verilog Designer's Library organizes Verilog routines according to functionality, making it easy to locate the material you need. Each function is described by a behavioral model to use for simulation, followed by the RTL code you'll use to synthesize the gate-level implementation. Extensive test code is included for each function, to assist you with your own verification efforts.

Coverage includes:

  • Essential Verilog coding techniques
  • Basic building blocks of successful routines
  • State machines and memories
  • Practical debugging guidelines

Although Verilog Designer's Library assumes a basic familiarity with Verilog structure and syntax, it does not require a background in programming. Beginners can work through the book in sequence to develop their skills, while experienced Verilog users can go directly to the routines they need. Hardware designers, systems analysts, VARs, OEMs, software developers, and system integrators will find it an ideal sourcebook on all aspects of Verilog development.



Similar Products

Verilog by Example: A Concise Introduction for FPGA DesignAdvanced Chip Design, Practical Examples in VerilogDigital Logic RTL & Verilog Interview QuestionsProgramming FPGAs: Getting Started with Verilog (Electronics)Introduction to VerilogVhdl By ExampleVerilog HDL Synthesis, A Practical PrimerA Verilog HDL Primer, Second EditionAdvanced Digital Design with the Verilog HDL (2nd Edition)The UVM Primer: A Step-by-Step Introduction to the Universal Verification Methodology